

A100 640

SPIRE CORP. BEDFORD MA

AUTOMATED TESTING OF MICROPROCESSOR CHARACTERISTICS IN RADIATION-ETC(U)

APR 81 F L MILDEN

F/0 9/2

F19628-78-C-0118

ML

UNCLASSIFIED

RADC-TR-80-394

For
40
01000AC

END
DATE
'7-81
DTIC

AD A 100 640

RADC-TR-80-394
Final Technical Report
April 1981

LEVEL II


12



AUTOMATED TESTING OF MICROPROCESSOR CHARACTERISTICS IN RADIATION ENVIRONMENTS

Spire Corporation

Frederic L. Milder



APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441

FILE COPY
816 25023

816 25023

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-80-394 has been reviewed and is approved for publication.

APPROVED:

Walter M Shedd

WALTER M. SHEDD
Project Engineer

APPROVED:

Clarence D. Turner

CLARENCE D. TURNER
Acting Director, Solid State Sciences Division

FOR THE COMMANDER:

John P. Huss

JOHN P. HUSS
Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (ESR) Hanscom AFB MA 01731. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER RADC/TR-80-394	2. GOVT ACCESSION NO. A100640	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) AUTOMATED TESTING OF MICROPROCESSOR CHARACTERISTICS IN RADIATION ENVIRONMENTS		5. TYPE OF REPORT & PERIOD COVERED Final Technical Report 30 May 78 - 30 Jun 80
6. AUTHOR(s) Frederic L. Milder		7. PERFORMING ORG. REPORT NUMBER N/A
8. CONTRACT OR GRANT NUMBER(s) F19628-78-C-0118		9. PERFORMING ORGANIZATION NAME AND ADDRESS Spire Corporation Patriots Park Bedford MA 01730
10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 62702F 46002023		11. CONTROLLING OFFICE NAME AND ADDRESS Deputy for Electronic Technology (RADC/ESR) Hansccm AFB MA 01731
12. REPORT DATE April 1981		13. NUMBER OF PAGES 49
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Same		15. SECURITY CLASS. (of this report) UNCLASSIFIED
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) Same		
18. SUPPLEMENTARY NOTES RADC Project Engineer: Dr. Walter M. Shedd (RADC/ESR)		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Automated test procedures Microprocessor Magnetic bubble memory Automated testing hardware Transient error detection Portable test system		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Summary of tasks performed in compliance with contract requirements. In particular: initial results for automated test procedure for RCA CDP 1802 microprocessor; interfacing magnetic bubble memory to microcomputer and generating memory exercise procedures for radiation effects testing; setting up and testing basic elements of a centralized microprocessor automated testing facility; design and fabrication of portable, pulsed-exposure test system; adaptation of portable system to TMS 9900; software		

DD FORM 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

(Cont'd)

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

Item 20 (Cont'd)


development for running test system with TMS 9900.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

TABLE OF CONTENTS

<u>Section</u>		<u>Page</u>
1	INTRODUCTION	1
2	TESTING CONCEPTS	2
3	REVIEW OF FIRST YEAR OF CONTRACT	6
4	REVIEW OF SECOND YEAR OF CONTRACT	8
4.1	The Microprocessor Test System Hardware	11
4.2	Software for the Testing of the TMS 9900	16
5	RECOMMENDATIONS FOR FUTURE WORK	20
5.1	Status at the Conclusion of the Current Contract	20
5.2	Future Efforts	20
APPENDIX I - Circuit Diagrams for the Microprocessor Test System		
APPENDIX II - Assembly Language Codes for the 900/100M Control of the Test System		



LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
1	Three-pronged Approach to Radiation Testing of Microprocessors	3
2	Microprocessor Test System Concept Using Reference Device as Controller	5
3	Microprocessor Test System Block Diagram	9
4	Block Diagram of the Comparator System	10
5	12
6	Solution to Separate, Synchronized Clock Drivers for the RD and the DOT	15
7	Power-Up Synchronization	17
8	Memory Map of 990/100M During Radiation Testing	19

EVALUATION

This is the final report under contract F19628-78-C-0118. The objective of this program was the development of efficient methods for the automated testing of microprocessors and other LSI circuits in radiation environments. The program has resulted in a test system capable of detecting both transient and permanent failures caused by radiation and also capable of recording the errors all under the control of a reference microprocessor. The system compares the results of the device under test with a reference device and thus is adaptable to a variety of circuits. The report covers the period from May 1978 - June 1980 and summarizes the design of the test system which is expandable up to 64 test lines. This effort was part of the radiation hardened technology program under TPO R&D.



WALTER M. SHEDD
Project Engineer

SECTION 1

INTRODUCTION

This is the final report for contract number F19628-78-C-0118 (contract dates 30 May 1978 - 30 June 1980). The objective of this program as stated in the contract was to "perform an investigation to identify and develop efficient methods for the automated testing and characterization of radiation hardened microprocessors and integrated circuits that will be functioning as components of C³". In this regard Spire has performed the following tasks:

1. Set up, interfaced and debugged a Texas Instruments 92K magnetic bubble memory unit for use with a TMS 9900/100M microcomputer;
2. Set up, tested, expanded and interfaced as necessary, major components for the development of radiation testing programs and procedures of three microprocessors which were of interest: RCA 1802, TI 9900 and Motorola 6800;
3. Developed test procedures based on limited, reasonable coverage in a specific logical sequence designed to test microprocessors for failure modes (after radiation damage) and identify the problem areas in the hardware.
4. Designed, built and partially debugged a microprocessor test unit which is capable of detecting and recording both transient and "permanent" upset errors in operating processors during either pulsed or continuous radiation exposure (8 channels currently, expandable to 64).
5. Designed and built the necessary interface hardware and developed the necessary software codes to enable a test of the TMS 9900 microprocessor on the above system.

Section 2 of this report covers the concepts developed in the course of the contract and explains how they contribute to the overall picture of the radiation testing of microprocessors and other LSI circuits. Section 3 summarizes the work performed during the first year of the contract. Section 4 reviews the past year. Finally, Section 5, contains recommendations for the directions of future work.

SECTION 2 TESTING CONCEPTS

The approach taken to the radiation hardness testing of microprocessors and LSI circuits was three pronged (see Figure 1). At the most basic level, to test any LSI circuit properly, no matter what the procedures, a familiarity with that circuit must be developed. This was most easily done through working with the circuits in question. Thus, one aspect of the contract was centered around setting up, interfacing, evaluating, expanding and becoming generally familiar with the following components:

- RCA COSMAC development/evaluation system
- RCA CDP 1802 based microcomputer
- Tektronix 4024 display terminal
- RCA floppy disk memory
- Texas Instruments TMS 9900/100M microcomputer
- Texas Instruments TMS 990/302 development system
- Motorola 6800 based microcomputer
- Tektronix S-3260 LSI test system
- Texas Instruments 92K bubble memory (BKA 0203A)

The second prong of the approach was to develop the concept for testing procedures capable of finding faults in the hardware of functioning microprocessors induced by radiation damage. These procedures were to use the Tektronix S-3260 system as the testing apparatus. The concept developed was to examine the processor, one functioning area at a time, e.g. data bus buffer and data bus, then the data register, then the scratch and register, etc. Thus, for example, in checking the data register, one would be assured that any error was indeed from that register and not from the bus. In this concept one would basically "walk through" the processor from the outside in, that is, from the most I/O oriented hardware to the most internal registers and data paths. After identifying this technique as desirable, a program flow chart to partially test the RCA CDP 1802 microprocessor was developed to demonstrate the concept. The above work, except for that dealing with the TMS 9900/100M and the TMS 990/302, was performed during the first year of the contract. The second year was spent on the concepts and work described below.




FIGURE 1. THREE-PRONGED APPROACH TO RADIATION TESTING OF MICROPROCESSORS

Since the S-3260 system is rather large and immobile, the above test procedure only has utility for permanent damage detection. That is, it is valuable for total dose failure tests wherein the device can be tested, exposed to radiation of a given quantity and then tested again. It is not useful for transient error detection or bit errors which do not involve permanent latchup, etc. Neither is it suited for testing for failures during pulsed radiation exposure, since at present it has no hookup to the LINAC test area. For this reason a third prong to the total testing approach was necessary.

To test a microprocessor in the pulsed environment at the LINAC, a portable hardware system capable of detecting and recording errors had to be developed. The design used is based on comparing a device under test (DUT) to a reference device (RD), pin for pin. Since the RD had to be a microprocessor itself, and since such a test system would naturally be run by some sort of smart logic, it was decided to use the RD as the controlling device as well. Thus, a comparator system was built, one which could compare 8 pin pairs (expandable up to 64) and detect logic errors, transient errors, and parametric failures. However, the comparator system itself is not smart. Rather, the RD is incorporated into a microcomputer which controls the comparator system and provides the test sequence for the DUT as well. This concept is depicted in Figure 2. Included in this design is a good degree of flexibility in the comparator system. Thus, for each microprocessor type to be tested, the comparator system hardware is modified slightly (mostly cabling), and a new RD/microcomputer and DUT are integrated into the system. The comparator system, as described, was designed and built, and a TMS 9900 RD and DUT were chosen for the first testing. Debugging of the entire integrated system has not been completed to this date.

μP_{RD} : REFERENCE MICROPROCESSOR AND SYSTEM CONTROLLER
 μP_{DUT} : MICROPROCESSOR UNDER RADIATION TESTING
 MICROCOMPUTER BOARD




FIGURE 1. MICROPROCESSOR TEST SYSTEM CONCEPT USING REFERENCE DEVICE AS CONTROLLER

SECTION 3

REVIEW OF FIRST YEAR OF CONTRACT

As previously stated, the first year of the contract was spent in two endeavors. One was to gain familiarity with the detailed workings of several microprocessors, the Tektronix S-3260 system and a bubble memory through a hands-on development of the hardware and software. The details of this process need not be included here, since an insignificant amount of new knowledge was produced in this regard, although many minor problems had to be overcome in the area of component interfacing. This work is generally reviewed in more detail in AR-10059.

The second major endeavor was to define procedures to systematically test a microprocessor (RCA CDP 1802 in particular), and identify malfunctioning regions of the processor in a "comprehensive style" test (i.e., not exhaustive, but complete). The test was supposed to take a reasonable length of time on the S-3260 system. It was decided, through literature research and discussions, that it was best to use methods which rely heavily on concepts like commonality of data paths and of functions and subfunctions. For instance, if two registers of an on-chip register array can be shown to be able to be loaded (separately, via a common internal data bus) into the accumulator, and if data from one register can be shown to be properly added to the contents of the accumulator, then the proper addition of data from the second register into the accumulator need not be explicitly tested.

The subfunction approach recognizes the fact that execution of any of the instructions of the microprocessor repertoire involves sequential and parallel usage of some subset of the relatively small number of intermediate-level functional blocks or subfunctions. Typical of these functional blocks are, for example, address and data buffers, the ALU, scratch pad registers, the instruction register and decoder, the accumulator register, etc. Thorough testing of some register, for instance, by multiple, varied usage of any one instruction, and then testing all over again using another instruction, is an example of the high redundancy of the "exhaustive" approach, which can be readily eliminated.

The thorough testing of a register array brings up two further considerations concerning simplification. Ideally, a register array should be tested with all possible

(i.e. $2^{16} = 65,536$) words, one register at a time (thereby ignoring possible, but hopefully very slight, interregister interactions). One simplifying assumption is that in a particular class (i.e. on-chip scratch pad) of registers, one is the same as any other as regards radiation effects and hardness. Accordingly, only one register of each class need be thoroughly tested. If different registers (or sets of registers) reside at different places on the chip, long access paths to some but not other registers may vitiate the assumption of identical registers.

A second, more extensive simplification concerns the ideal 65K-word test of one or more of the registers. Semiconductor memory manufacturers are faced with the same problem and resort to testing with various "bit patterns". Among the more than 100 such patterns developed are all one/all zeros, checkerboard, walking ones, surround/disturb, etc. A dozen or so well-chosen test words should provide fairly complete coverage. Added to the above concepts is the additional comment that the most reasonable approach in any one processor would be to start with the functional blocks which are closest to the I/O paths and to work "inward" from there.

As an example of these procedures, a partial test of the RCA CDP 1802 microprocessor which was specifically oriented toward execution on the Tektronix S-3260 automated LSI test system was flow charted. It is in the form of a "dialog" between the microprocessor and the LSI tester, typically in the form:

1. Microprocessor requests next instruction
2. S-3260 checks levels and supplies the next instruction
3. Microprocessor inputs this "fetched" instruction, decodes it and executes it
4. S-3260 supplies requisite "memory requests" and tests resulting output levels.

Preparation for generating this testing procedure involved analysis of available technical literature on the 1802 internal architecture — to establish data paths, major registers and functions, any temporary or "hidden" registers or "transparent buffers", etc. — as well as the explicit details of the complete instruction set, so as to determine what can be or must be determined, and in what order.

The resulting test procedure was included as Appendix I of the annual report AR-10059.

SECTION 4

REVIEW OF SECOND YEAR OF CONTRACT

One major effort during the second year concerned the conceptual design, detail design and fabrication of the portable, self-contained system capable of detecting and recording transient upsets in microprocessors. The system concept is to compare a device under test (DUT) to a reference device (RD) which is simultaneously controlling the test system. As the system concepts developed, the block design of the system changed from that given in Figure 2 to that shown in Figure 3. The more detailed design of Figure 3 and the design of the comparator system shown in Figure 4 contain provisions for the following characteristics: (1) parametric error detectors are included which will detect transient upsets or output level errors; (2) the reference microprocessor is used as both the reference device and the controller of the test system; (3) the system records each error as it occurs, resynchronizes the DUT and RD and proceeds with further testing; (4) all pins of the DUT are tested; (5) the test instruction sequence is contained in either ROM, RAM or both, and is thus completely flexible and not limited in length.

The main hardware hurdle was the buffering of the microprocessors in such a way that the reference microprocessor could serve both as the RD and as the system controller. This was accomplished by having a bidirectional buffer for the RD and a unidirectional buffer for the DUT. (See Figure 3.) The electrical termination of the two devices is, however, equivalent. Also, the problem of resynchronizing the microprocessors after an error occurrence without having to reenter a monitor program had to be dealt with. This was achieved in a microprocessor-independent fashion by the combined use of custom hardware and a well-defined software approach. The solutions to the above problems and details of the system will be discussed in the next subsection 4.1. Subsection 4.2 deals with the adaptation of the test system to the intended radiation testing of a TMS 9900 microprocessor through software. The test system control software developed and written (in assembly language code) for the 9900 was the second area of major effort during the last year of the contract.




FIGURE 3. MICROPROCESSOR TEST SYSTEM BLOCK DIAGRAM




FIGURE 4. BLOCK DIAGRAM OF THE COMPARATOR SYSTEM

4.1 THE MICROPROCESSOR TEST SYSTEM HARDWARE

The hardware which comprises the microprocessor test system consists of six major elements: comparator system, reference microprocessor, test microprocessor, bidirectional buffer, unidirectional buffer and main microcomputer board. Figure 5 shows this hardware, built for the system under this contract. Let us group these units into three functional groups. The first group, the RD, the bidirectional buffer (BB) and the main board (MM), make up a functioning microcomputer. Peripherals, support boards, additional memory, etc., can be added to the MM as desired in the usual fashion. The buffer is transparent to both the RD and the MM. This complete microcomputer is the controlling device for the system. The memory ROM and RAM contain (1) the monitor and monitor support codes, (2) the program codes for running the test system and (3) the actual codes designed to exercise the DUT microprocessor. The cables connecting these components are all 64 lines, so that any microcomputer on the market today can be handled. To convert the buffer from use with one microprocessor to use with another, a few control lines on the BB must be reconfigured. These lines control the breakup of the total 64 lines into input, output, power and I/O line groups, which of course change from processor to processor. The present BB is configured for a TMS 9900, since this was the major processor of interest for testing. The circuit diagram for the bidirectional buffer (Buffer Board A) and cables are included in Appendix I.

The unidirectional buffer (UB) and the DUT make up the second function group of the system. The UB is transparent for the DUT receiving input from the MM and also terminates the DUT output. Because the UB is one-way, however, the MM never receives any signals from the DUT. From the standpoint of the MM, the UB looks like a constant low. Thus, the DUT receives instructions, memory fetches, etc., from the MM in synchronization with the RD, but its outputs are ignored by the test system (except in the comparator). The UB is included in Appendix I as Buffer Board B.

The third functional group of the total system is comprised of the comparator system circuits. The block diagram was shown in Figure 4. As the DUT and the RD are functioning in parallel, the comparator system is comparing their outputs, pin for pin. The present system is built up for 8 lines only, but the design includes expansion to 64 lines. For a DUT response to be considered correct, it must pass two tests. First, it must be logically equal to the RD response. Thus, each line in the DUT is logically





FIGURE 5. TEST SYSTEM HARDWARE: Power Supply, Card Cage
With Backpanel Wiring, Cables, Processor Test
Box, and Comparator, Buffer and Control Boards


compared to the identical line in the RD. If the two are not in the same logic state for the entire time for which the data is supposed to be valid, a logic error is flagged for that line. The second test that must be passed is a parametric test. The logic level must be within certain voltage specifications for the entire data valid period for that line to pass its parametric error test. If not, a level error is declared for that line.

The possible combinations of level and logic errors which can be detected are as follows:


A. System will detect ± 4 ns slew on normal logic pulse; e.g., if logic high or low is not present within 4 ns of edges of strobe, system declares a level error.




B. System will declare a level error if a "glitch" of 200 mV with 10 ns basewidth is present.



C. System declares level error and logic error if "glitch" reaches the opposite logic state.



- D. System will declare a level error for a logic signal deviating from the valid regions by >20 mV for a large fraction of the strobe width.
- E. System will declare a logic error if logic level is valid for the entire strobe width but is in disagreement with the "standard" logic state.



Once either a logic or a level error is flagged by the error detectors, that error condition and the error conditions of all the other lines being tested is latched, and a signal is sent to the control logic. The control logic then sends an interrupt to the microcomputer signalling that an error has occurred. At this point, all further signals to the comparator system are ignored, except control signals coming from the microcomputer.

The response of the computer is a set of sequential signals which turns on the tri-state buffers one at a time, along with the output buffer, so that the latched condition at the time of the error is placed on the I/O bus (for the acceptance by the computer) in one byte segments. Then the computer resynchronizes the processors (to be discussed), resets the comparator system and continues testing as desired. The entire circuits for the error detectors, latches and buffers for eight lines and the control functions are included in Appendix I as the comparator and control boards. The expansion to more pins is simply a matter of copying the detector/latch/buffer circuits as necessary and tying into the control logic (which is only a few lines).

Synchronization of the microprocessors at the initial powerup and after error detection proved to be a major difficulty. First of all, the TMS 9904 four-phase clock was not capable of driving two 9900 processors. Therefore, one 9904 was used to drive two additional 9904 clocks, one for each processor. This is shown in Figure 6. This is all right, except at powerup. After powerup, the relative phases of the two processor-driving 9904's is arbitrary. The two clocks must be brought into




FIGURE 6. SOLUTION TO SEPARATE, SYNCHRONIZED CLOCK DRIVERS FOR THE RD AND THE DUT

synchronization. This problem was solved by having a gate between the primary clocks and the secondary clocks. Figure 7 shows the block diagram. The one-shots are adjusted so that every time the momentary closure is pushed, one clock pulse is removed from the OSC IN line going to one of the secondary clocks. This shifts the relative phase by 90°. The synchronization is monitored by an LED, which turns off when the clocks are in phase. The circuit for the powerup synchronization is included in Appendix I, on the buffer boards.

The second part of the synchronization problem arises when the DUT makes an error. After this occurs, the DUT is in an unknown state. In order to resynchronize the processors, a reset must be used, since on most processors a reset signal is the only one which is always responded to on the next phase-one clock pulse, no matter what the processor status. However, upon reset, one does not want to go back to a monitor; one wants to continue testing. The solution was to have the processor initiate its own reset and simultaneously set a hardware flag on the control board. It then of course responds to its reset, but before it goes to the monitor, it checks the flag. If this flag is set, it does not go to the monitor, but rather, continues testing from the point of interrupt. The circuitry for this part of the control system is also included in Appendix I, on the control board.

More discussion on the details of the subunits is included in various quarterly reports.

4.2 SOFTWARE FOR THE TESTING OF THE TMS 9900

The software for the error detection, system control, error storage and test sequencing for the TMS 9900 was written during the latter part of the year, using the 990/302 development system. The code consists of four modules (SETUP, SYNC, ESCAPE, ERROR), the message list for I/O and an addition to the resident monitor called PSMON. The purposes of the modules are as follows:

SETUP - Does all of the initialization of the program: sets up workspaces, enters branch instructions into the interrupt vector locations, sets aside a stack in RAM for storage of the error conditions of the DUT and handles the proper entry or reentry into the test code. (The test code is that code, yet to be written, which will be the actual sequence of instructions that the DUT is being tested with during exposure.)




FIGURE 7. POWER-UP SYNCHRONIZATION
 A momentary connection removes one pulse
 from the OSC IN of the DUT 9904 clock.
 This shifts the phase by 90° .
 (The 9904 is a four phase clock.)

SYNC - Triggers the synchronization reset and setting of the self-reset flag.


Upon return from the reset the program returns to the test code at the point of the error interrupt.

ESCAPE - Allows the escape from test code during execution: Hitting the ESC key causes a return to the monitor.

ERROR - Receives the interrupt when a DUT error occurs. It turns off the comparator system, stores the error condition one byte at a time on the error stack, tests for overrunning the allowed stack space, resynchronizes the processors through use of the SYNC module and returns.

The PSMON addition to the resident monitor precedes the first instructions normally executed by the monitor. This segment of code tests the flag which is set when the software issued reset is used. If the flag is set, the execution is transferred to the SYNC reentry point. If the flag is not set, execution is continued at the top of the usual monitor. This code addition is to be resident in the monitor EPROM (low addresses).

The memory map of the microcomputer for radiation testing is shown in Figure 8. The assembly language codes for the above modules are included as Appendix II.



SECTION 5

RECOMMENDATIONS FOR FUTURE WORK

5.1 STATUS AT THE CONCLUSION OF THE CURRENT CONTRACT

The status of the test system hardware and software at the conclusion of the contract is as follows:

Hardware - All circuits for the testing of eight lines of a processor have been built. The adaptation of the buffer boards for the TMS 9900 has been completed, including the clock driver circuits. Cables for the 9900 board connectors have been fabricated. Board modifications of the 990/100M computer to accommodate the I/O, control and inclusion of the PSMON have been made. The monitor has been moved from 2708 EPROM's to 2716 EPROM's to allow for EPROM expansion with the relevant codes. The hardware is only partially debugged.

Software - All modules mentioned have been written and debugged. Further testing must await the complete debugging of the hardware because certain functions can only be tested with real I/O or with hardware emulation. The actual test code has not been written, and EPROM's have not been burned.

Summarizing, to bring the total system on line for testing eight lines of a TMS 9900 (four data lines, bidirectional; four address lines, output), the hardware must be debugged as a system, the software must be tested with the real hardware and the codes must be burned into EPROM.


5.2 FUTURE EFFORTS


Once the system is checked out, the next major task would be the writing of the test code for the actual radiation testing. This could be approached from two possible directions. One would be to follow the concepts devised in this contract of "walking through" the processor from the outside. To do this, one would have to become more familiar with the 9900 and to go through a careful study of the internal architecture. Alternatively, one could first take a more modest approach of defining small execution

loops using only a few instructions at a time and testing these loops individually. This technique has been successfully adopted by Tom Ellis of the Naval Weapons Support Center (IEEE Trans. NS-26, 4735 (1979)). Either way, with the completion of the system developed under this contract, the combination of being able to do parametric testing as well as logic testing during pulsed radiation exposure should be a valuable and unique capability.


Further efforts should include work on the expansion of the system to at least 32 lines and intensive testing on the system susceptibility to interference from the LINAC. Additionally, one would want to be working on the software and hardware modifications necessary to test other processors as well as the minor modifications to the I²L version of the 9900 (SBP 9900) and, of course, to actually go ahead with radiation testing.

APPENDIX I
CIRCUIT DIAGRAMS FOR THE
MICROPROCESSOR TEST SYSTEM
(Including adaptation for the TMS 9900)





THE PRACTICABLE SCHOOL




BUFFER BOARD A


BUFFER BOARD A 2

SPIRE CORPORATION
4400
4400-A
4400-B
4400-C

BUFFER BOARDS

4D656 303 0222





The information disclosed herein was originated by and is the property of Sumitomo Physics, Inc., and except for rights expressly granted to the United States Government, Sumitomo Physics, Inc., reserves all patent, proprietary, design, and other manufacturing and re-distribution rights thereto.


NOTES

D

C

B

A



BUFFER SCALAR A-18A-2

WCC, PRIDE, AND EGO

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE

4	← J5.29	← JA1-20
5.42	← J5.30	← JA1-22
5.43	← J5.31	← JA1-24
5.44	← J5.32	← JA1-26
5.45	← J5.33	← JA1-28
5.46	← J5.34	← JA1-30
5.47	← J5.35	← JA1-32
5.48	← J5.36	← JA1-34
5.49	← J5.37	← JA1-36
5.50	← J5.38	← JA1-38
5.51	← J5.39	← JA1-40
5.52	← J5.40	← JA1-42
5.53	← J5.41	← JA1-44
5.54	← J5.42	← JA1-46
5.55	← J5.43	← JA1-48
5.56	← J5.44	← JA1-50
6.24	← J7.1	← JA2-44
6.23	← J7.2	← JA2-42
6.22	← J7.3	← JA2-40
6.21	← J7.4	← JA2-38
6.20	← J7.5	← JA2-36
6.19	← J7.6	← JA2-26
6.18	← J7.7	← JA2-24
6.17	← J7.8	← JA2-1
6.16	← J7.9	← JA1-5
6.15	← J7.10	← JA1-4
6.14	← J7.11	← JA1-2
6.13	← J7.12	← JA1-1
6.12	← J7.13	← JA1-0
6.11	← J7.14	← JA1-6
6.10	← J7.15	← JA1-4

BUFFER BOARDS A-1 & A-2

the *Journal of the American Medical Association* (JAMA) and the *Journal of the American Dental Association* (JADA) have been merged into a single journal, *Journal of the American Medical and Dental Associations* (JAMDA).

NOTES

D

C

B

A

JB2.31	6.3	4.5
JB2.32	6.4	4.6
JB2.33	6.3	4.7
JB2.34	6.4	4.8
JB2.35	6.4	4.9
JB2.36	6.5	5.0
JB2.37	6.5	5.1
JB2.38	6.5	5.2
JB2.39	6.5	5.3
JB2.40	6.5	5.4
JB2.41	6.5	5.5
JB2.42	6.5	5.6
JB2.43	6.5	5.7
JB2.44	6.5	5.8
JB2.45	6.5	5.9
JB2.46	6.5	6.0
JB2.47	6.5	6.1
JB2.48	6.5	6.2
JB2.49	6.5	6.3
JB2.50	6.5	6.4
JB2.51	6.5	6.5
JB2.52	6.5	6.6
JB2.53	6.5	6.7
JB2.54	6.5	6.8
JB2.55	6.5	6.9
JB2.56	6.5	7.0
JB2.57	6.5	7.1
JB2.58	6.5	7.2
JB2.59	6.5	7.3
JB2.60	6.5	7.4
JB2.61	6.5	7.5
JB2.62	6.5	7.6
JB2.63	6.5	7.7
JB2.64	6.5	7.8
JB2.65	6.5	7.9
JB2.66	6.5	8.0
JB2.67	6.5	8.1
JB2.68	6.5	8.2
JB2.69	6.5	8.3
JB2.70	6.5	8.4
JB2.71	6.5	8.5
JB2.72	6.5	8.6
JB2.73	6.5	8.7
JB2.74	6.5	8.8
JB2.75	6.5	8.9
JB2.76	6.5	9.0
JB2.77	6.5	9.1
JB2.78	6.5	9.2
JB2.79	6.5	9.3
JB2.80	6.5	9.4
JB2.81	6.5	9.5
JB2.82	6.5	9.6
JB2.83	6.5	9.7
JB2.84	6.5	9.8
JB2.85	6.5	9.9
JB2.86	6.5	10.0
JB2.87	6.5	10.1
JB2.88	6.5	10.2
JB2.89	6.5	10.3
JB2.90	6.5	10.4
JB2.91	6.5	10.5
JB2.92	6.5	10.6
JB2.93	6.5	10.7
JB2.94	6.5	10.8
JB2.95	6.5	10.9
JB2.96	6.5	11.0
JB2.97	6.5	11.1
JB2.98	6.5	11.2
JB2.99	6.5	11.3
JB2.100	6.5	11.4

BUFFER BOARDS B-3B-2

MCAC PROCES

REVISIONS
ZONE LTR. DESCRIPTION DATE APPROVED

1	.6.29	.28.25
2	.6.32	.28.22
3	.6.31	.28.24
4	.6.32	.28.26
5	.6.33	.28.28
6	.6.34	.28.30
7	.6.35	.28.32
8	.6.36	.28.34
9	.6.37	.28.36
10	.6.38	.28.38
11	.6.39	.28.40
12	.6.40	.28.42
13	.6.41	.28.44
14	.6.42	.28.46
15	.6.43	.28.48
16	.6.44	.28.50
17	.9.1	.28.44
18	.9.2	.28.42
19	.9.3	.28.40
20	.9.4	.28.38
21	.9.5	.28.28
22	.9.6	.28.26
23	.9.7	.28.24
24	.9.8	.28.22
25	.9.9	.28.16
26	.9.10	.28.14
27	.9.11	.28.12
28	.9.12	.28.10
29	.9.13	.28.08
30	.9.14	.28.06
31	.9.15	.28.04

BUFFER BOARDS B-1 & B-2

ITEM	REV	REQ	CODE	PART NO. OR IDENTIFYING NO.	DESCRIPTION	MATERIAL	SPEC
PARTS LIST							
<small>DIMENSIONS ARE IN INCHES. DIMENSIONS IN PARENTHESES ARE IN MILLIMETERS. UNLESS OTHERWISE SPECIFIED TOLERANCES ARE</small>				CONTR NO	<small>SPIRE CORPORATION BEDFORD MASS 01730</small>		
<small>1/8" MACH. INCHES MM</small>				DR 1 2 3 4 5 1/2 25/32	<small>spire</small>		
<small>2 PLATES</small>				APPO	<small>PROCESSOR</small>		
<small>1 PLATE</small>				APPO	<small>SIZE CONFIDENTIAL DRAWING NO</small>		
<small>FRACTIONS</small>				<small>4D656 7-0205</small>			
NEXT ASSY	USED ON	MATERIAL		DRAWING APPL			
APPLICATION				DRAWING APPL			
				SCALE	SHEET 27		

THIS COPY IS PUBLISHED TO THE
GENERAL PUBLIC

NOTES

D

C

B

A

U16

RESET	5	4	AV 9A 28 V
LOAD	4	3	A1 1 6 2 3 4
I0	2	2	A2 4 5 3 1
I1	9	1	A3 1 2 3 4
I2	5	5	A4 6
I3	3	6	A5 7
I4	6	7	A6 8
Y15A	5	8	A7 9 A B
I5	6	9	A8 1 2 3
I6	5	10	A9 4 5 6
I7	4	11	A10 7 8 9
I8	3	12	A11 1 2 3 4
READY	6	13	A12 5 6 7 8
WA	5	14	A13 9 A B
WXA	6	15	A14 1 2 3 4
WXA	5	16	A15 5 6 7 8
Y8B	2	17	A16 9 A B
YCC	2	18	A17 1 2 3 4
YCL	5	19	A18 5 6 7 8
VOO	5	20	A19 9 A B
VSS	6	21	A20 1 2 3 4
Y2	5	22	A21 5 6 7 8
CP	2	23	A22 9 A B
CP	1	24	A23 1 2 3 4
WE	6	25	A24 5 6 7 8
WEN	5	26	A25 9 A B
WB	2	27	A26 1 2 3 4
WB	1	28	A27 5 6 7 8
DO	4	29	A28 9 A B
DO	4	30	A29 1 2 3 4
D2	4	31	A30 5 6 7 8
D3	4	32	A31 9 A B
D4	5	33	A32 1 2 3 4
D5	5	34	A33 5 6 7 8
D6	4	35	A34 9 A B
D7	4	36	A35 1 2 3 4
D8	4	37	A36 5 6 7 8
D9	5	38	A37 9 A B
D10	5	39	A38 1 2 3 4
D11	5	40	A39 5 6 7 8
D12	5	41	A40 9 A B
D13	4	42	A41 1 2 3 4
D14	4	43	A42 5 6 7 8
D15	4	44	A43 9 A B
D16	4	45	A44 1 2 3 4
D17	4	46	A45 5 6 7 8
D18	5	47	A46 9 A B
D19	5	48	A47 1 2 3 4
D20	5	49	A48 5 6 7 8
D21	5	50	A49 9 A B
D22	5	51	A50 1 2 3 4
D23	4	52	A51 5 6 7 8
D24	4	53	A52 9 A B
D25	4	54	A53 1 2 3 4
D26	4	55	A54 5 6 7 8
D27	4	56	A55 9 A B
D28	4	57	A56 1 2 3 4
D29	4	58	A57 5 6 7 8
D30	4	59	A58 9 A B
D31	4	60	A59 1 2 3 4
D32	4	61	A60 5 6 7 8
D33	4	62	A61 9 A B
D34	4	63	A62 1 2 3 4
D35	4	64	A63 5 6 7 8
D36	4	65	A64 9 A B
D37	4	66	A65 1 2 3 4
D38	4	67	A66 5 6 7 8
D39	4	68	A67 9 A B
D40	4	69	A68 1 2 3 4
D41	4	70	A69 5 6 7 8
D42	4	71	A70 9 A B
D43	4	72	A71 1 2 3 4
D44	4	73	A72 5 6 7 8
D45	4	74	A73 9 A B
D46	4	75	A74 1 2 3 4
D47	4	76	A75 5 6 7 8
D48	4	77	A76 9 A B
D49	4	78	A77 1 2 3 4
D50	4	79	A78 5 6 7 8
D51	4	80	A79 9 A B
D52	4	81	A80 1 2 3 4
D53	4	82	A81 5 6 7 8
D54	4	83	A82 9 A B
D55	4	84	A83 1 2 3 4
D56	4	85	A84 5 6 7 8
D57	4	86	A85 9 A B
D58	4	87	A86 1 2 3 4
D59	4	88	A87 5 6 7 8
D60	4	89	A88 9 A B
D61	4	90	A89 1 2 3 4
D62	4	91	A90 5 6 7 8
D63	4	92	A91 9 A B
D64	4	93	A92 1 2 3 4
D65	4	94	A93 5 6 7 8
D66	4	95	A94 9 A B
D67	4	96	A95 1 2 3 4
D68	4	97	A96 5 6 7 8
D69	4	98	A97 9 A B
D70	4	99	A98 1 2 3 4
D71	4	100	A99 5 6 7 8
D72	4	101	A100 9 A B
D73	4	102	A101 1 2 3 4
D74	4	103	A102 5 6 7 8
D75	4	104	A103 9 A B
D76	4	105	A104 1 2 3 4
D77	4	106	A105 5 6 7 8
D78	4	107	A106 9 A B
D79	4	108	A107 1 2 3 4
D80	4	109	A108 5 6 7 8
D81	4	110	A109 9 A B
D82	4	111	A110 1 2 3 4
D83	4	112	A111 5 6 7 8
D84	4	113	A112 9 A B
D85	4	114	A113 1 2 3 4
D86	4	115	A114 5 6 7 8
D87	4	116	A115 9 A B
D88	4	117	A116 1 2 3 4
D89	4	118	A117 5 6 7 8
D90	4	119	A118 9 A B
D91	4	120	A119 1 2 3 4
D92	4	121	A120 5 6 7 8
D93	4	122	A121 9 A B
D94	4	123	A122 1 2 3 4
D95	4	124	A123 5 6 7 8
D96	4	125	A124 9 A B
D97	4	126	A125 1 2 3 4
D98	4	127	A126 5 6 7 8
D99	4	128	A127 9 A B
D100	4	129	A128 1 2 3 4
D101	4	130	A129 5 6 7 8
D102	4	131	A130 9 A B
D103	4	132	A131 1 2 3 4
D104	4	133	A132 5 6 7 8
D105	4	134	A133 9 A B
D106	4	135	A134 1 2 3 4
D107	4	136	A135 5 6 7 8
D108	4	137	A136 9 A B
D109	4	138	A137 1 2 3 4
D110	4	139	A138 5 6 7 8
D111	4	140	A139 9 A B
D112	4	141	A140 1 2 3 4
D113	4	142	A141 5 6 7 8
D114	4	143	A142 9 A B
D115	4	144	A143 1 2 3 4
D116	4	145	A144 5 6 7 8
D117	4	146	A145 9 A B
D118	4	147	A146 1 2 3 4
D119	4	148	A147 5 6 7 8
D120	4	149	A148 9 A B
D121	4	150	A149 1 2 3 4
D122	4	151	A150 5 6 7 8
D123	4	152	A151 9 A B
D124	4	153	A152 1 2 3 4
D125	4	154	A153 5 6 7 8
D126	4	155	A154 9 A B
D127	4	156	A155 1 2 3 4
D128	4	157	A156 5 6 7 8
D129	4	158	A157 9 A B
D130	4	159	A158 1 2 3 4
D131	4	160	A159 5 6 7 8
D132	4	161	A160 9 A B
D133	4	162	A161 1 2 3 4
D134	4	163	A162 5 6 7 8
D135	4	164	A163 9 A B
D136	4	165	A164 1 2 3 4
D137	4	166	A165 5 6 7 8
D138	4	167	A166 9 A B
D139	4	168	A167 1 2 3 4
D140	4	169	A168 5 6 7 8
D141	4	170	A169 9 A B
D142	4	171	A170 1 2 3 4
D143	4	172	A171 5 6 7 8
D144	4	173	A172 9 A B
D145	4	174	A173 1 2 3 4
D146	4	175	A174 5 6 7 8
D147	4	176	A175 9 A B
D148	4	177	A176 1 2 3 4
D149	4	178	A177 5 6 7 8
D150	4	179	A178 9 A B
D151	4	180	A179 1 2 3 4
D152	4	181	A180 5 6 7 8
D153	4	182	A181 9 A B
D154	4	183	A182 1 2 3 4
D155	4	184	A183 5 6 7 8
D156	4	185	A184 9 A B
D157	4	186	A185 1 2 3 4
D158	4	187	A186 5 6 7 8
D159	4	188	A187 9 A B
D160	4	189	A188 1 2 3 4
D161	4	190	A189 5 6 7 8
D162	4	191	A190 9 A B
D163	4	192	A191 1 2 3 4
D164	4	193	A192 5 6 7 8
D165	4	194	A193 9 A B
D166	4	195	A194 1 2 3 4
D167	4	196	A195 5 6 7 8
D168	4	197	A196 9 A B
D169	4	198	A197 1 2 3 4
D170	4	199	A198 5 6 7 8
D171	4	200	A199 9 A B
D172	4	201	A200 1 2 3 4
D173	4	202	A201 5 6 7 8
D174	4	203	A202 9 A B
D175	4	204	A203 1 2 3 4
D176	4	205	A204 5 6 7 8
D177	4	206	A205 9 A B
D178	4	207	A206 1 2 3 4
D179	4	208	A207 5 6 7 8
D180	4	209	A208 9 A B
D181	4	210	A209 1 2 3 4
D182	4	211	A210 5 6 7 8
D183	4	212	A211 9 A B
D184	4	213	A212 1 2 3 4
D185	4	214	A213 5 6 7 8
D186	4	215	A214 9 A B
D187	4	216	A215 1 2 3 4
D188	4	217	A216 5 6 7 8
D189	4	218	A217 9 A B
D190	4	219	A218 1 2 3 4
D191	4	220	A219 5 6 7 8
D192	4	221	A220 9 A B
D193	4	222	A221 1 2 3 4
D194	4	223	A222 5 6 7 8
D195	4	224	A223 9 A B
D196	4	225	A224 1 2 3 4
D197	4	226	A225 5 6 7 8
D198	4	227	A226 9 A B
D199	4	228	A227 1 2 3 4
D200	4	229	A228 5 6 7 8
D201	4	230	A229 9 A B
D202	4	231	A230 1 2 3 4
D203	4	232	A231 5 6 7 8
D204	4	233	A232 9 A B
D205	4	234	A233 1 2 3 4
D206	4	235	A234 5 6 7 8
D207	4	236	A235 9 A B
D208	4	237	A236 1 2 3 4
D209	4	238	A237 5 6 7 8
D210	4	239	A238 9 A B
D211	4	240	A239 1 2 3 4
D212	4	241	A240 5 6 7 8
D213	4	242	A241 9 A B
D214	4	243	A242 1 2 3 4
D215	4	244	A243 5 6 7 8
D216	4	245	A244 9 A B
D217	4	246	A245 1 2 3 4
D218	4	247	A246 5 6 7 8
D219	4	248	A247 9 A B
D220	4	249	A248 1 2 3 4
D221	4	250	A249 5 6 7 8
D222	4	251	A250 9 A B
D223	4	252	A251 1 2 3 4
D224	4	253	A252 5 6 7 8
D225	4	254	A253 9 A B
D226	4	255	A254 1 2 3 4
D227	4	256	A255 5 6 7 8
D228	4	257	A256 9 A B
D229	4	258	A257 1 2 3 4
D230	4	259	A258 5 6 7 8
D231	4	260	A259 9 A B
D232	4	261	A260 1 2 3 4
D233	4	262	A261 5 6 7 8
D234	4	263	A262 9 A B
D235	4	264	A263 1 2 3 4
D236	4	265	A264 5 6 7 8
D237	4	266	A265 9 A B
D238	4	267	A266 1 2 3 4
D239	4	268	A267 5 6 7 8
D240	4	269	A268 9 A B
D241	4	270	A269 1 2 3 4
D242	4	271	A270 5 6 7 8
D243	4	272	A271 9 A B
D244	4	273	A272 1 2 3 4
D245	4	274	A273 5 6 7 8
D246	4	275	A274 9 A B
D247	4	276	A27

ZONE/TRA	REVISIONS DESCRIPTION	DATE	APPROVED

P2.5	J1A3	→	J2.A
P4.16	J1A3	→	J2.B
P4.14	J1A5	→	J2.C
P4.22	J1A10	→	J2.D
P4.8	J1A12	→	J2.E
P4.3	J1A15	→	J2.F
P4.26	J1A9	→	J2.G
P4.28	J1A7	→	J2.H
P4.30	J1A6	→	J2.I
P4.31	J1A5	→	J2.J
P4.34	J1A4	→	J2.K
P4.36	J1A3	→	J2.L
P4.39	J1A2	→	J2.M
P4.40	J1A1	→	J2.N
P4.10	J1A7	→	J2.P
P4.20	J1A1	→	J2.Q
P4.5	J1A2	→	J2.R
P2.5	J1A11	→	J2.S
P2.4	J1A14	→	J2.T
P2.4	J1A5	→	J2.U
P2.6	J1A19	→	J2.V
P2.2	J1A6	→	J2.W
			PSM
			BS8
			BS2
			BS3
			BS4
			BS5
			BS6
			BS7
			BS8
			BS9
			BS10
			BS11
			BS12
			BS13
			BS14
			BS15
			BS16
			BS17
			BS18
			BS19
			BS20
			BS21
			BS22
			BS23
			BS24
			BS25
			BS26
			BS27
			BS28
			BS29
			BS30
			BS31
			BS32
			BS33
			BS34
			BS35
			BS36
			BS37
			BS38
			BS39
			BS40
			BS41
			BS42
			BS43
			BS44
			BS45
			BS46
			BS47
			BS48
			BS49
			BS50
			BS51
			BS52
			BS53
			BS54
			BS55
			BS56
			BS57
			BS58
			BS59
			BS60
			BS61
			BS62
			BS63
			BS64
			BS65
			BS66
			BS67
			BS68
			BS69
			BS70
			BS71
			BS72
			BS73
			BS74
			BS75
			BS76
			BS77
			BS78
			BS79
			BS80
			BS81
			BS82
			BS83
			BS84
			BS85
			BS86
			BS87
			BS88
			BS89
			BS90
			BS91
			BS92
			BS93
			BS94
			BS95
			BS96
			BS97
			BS98
			BS99
			BS100
			BS101
			BS102
			BS103
			BS104
			BS105
			BS106
			BS107
			BS108
			BS109
			BS110
			BS111
			BS112
			BS113
			BS114
			BS115
			BS116
			BS117
			BS118
			BS119
			BS120
			BS121
			BS122
			BS123
			BS124
			BS125
			BS126
			BS127
			BS128
			BS129
			BS130
			BS131
			BS132
			BS133
			BS134
			BS135
			BS136
			BS137
			BS138
			BS139
			BS140
			BS141
			BS142
			BS143
			BS144
			BS145
			BS146
			BS147
			BS148
			BS149
			BS150
			BS151
			BS152
			BS153
			BS154
			BS155
			BS156
			BS157
			BS158
			BS159
			BS160
			BS161
			BS162
			BS163
			BS164
			BS165
			BS166
			BS167
			BS168
			BS169
			BS170
			BS171
			BS172
			BS173
			BS174
			BS175
			BS176
			BS177
			BS178
			BS179
			BS180
			BS181
			BS182
			BS183
			BS184
			BS185
			BS186
			BS187
			BS188
			BS189
			BS190
			BS191
			BS192
			BS193
			BS194
			BS195
			BS196
			BS197
			BS198
			BS199
			BS200
			BS201
			BS202
			BS203
			BS204
			BS205
			BS206
			BS207
			BS208
			BS209
			BS210
			BS211
			BS212
			BS213
			BS214
			BS215
			BS216
			BS217
			BS218
			BS219
			BS220
			BS221
			BS222
			BS223
			BS224
			BS225
			BS226
			BS227
			BS228
			BS229
			BS230
			BS231
			BS232
			BS233
			BS234
			BS235
			BS236
			BS237
			BS238
			BS239
			BS240
			BS241
			BS242
			BS243
			BS244
			BS245
			BS246
			BS247
			BS248
			BS249
			BS250
			BS251
			BS252
			BS253
			BS254
			BS255
			BS256
			BS257
			BS258
			BS259
			BS260
			BS261
			BS262
			BS263
			BS264
			BS265
			BS266
			BS267
			BS268
			BS269
			BS270
			BS271
			BS272
			BS273
			BS274
			BS275
			BS276
			BS277
			BS278
			BS279
			BS280
			BS281
			BS282
			BS283
			BS284
			BS285
			BS286
			BS287
			BS288
			BS289
			BS290
			BS291
			BS292
			BS293
			BS294
			BS295
			BS296
			BS297
			BS298
			BS299
			BS300
			BS301
			BS302
			BS303
			BS304
			BS305
			BS306
			BS307
			BS308
			BS309
			BS310
			BS311
			BS312
			BS313
			BS314
			BS315
			BS316
			BS317
			BS318
			BS319
			BS320
			BS321
			BS322
			BS323
			BS324
			BS325
			BS326
			BS327
			BS328
			BS329
			BS330
			BS331
			BS332
			BS333
			BS334
			BS335
			BS336
			BS337
			BS338
			BS339
			BS340
			BS341
			BS342
			BS343
			BS344
			BS345
			BS346
			BS347
			BS348
			BS349
			BS350
			BS351
			BS352
			BS353
			BS354
			BS355
			BS356
			BS357
			BS358
			BS359
			BS360
			BS361
			BS362
			BS363
			BS364
			BS365
			BS366
			BS367
			BS368
			BS369
			BS370
			BS371
			BS372
			BS373
			BS374
			BS375
			BS376
			BS377
			BS378
			BS379
			BS380
			BS381
			BS382
			BS383
			BS384
			BS385
			BS386
			BS387
			BS388
			BS389
			BS390
			BS391
			BS392
			BS393
			BS394
			BS395
			BS396
			BS397
			BS398
			BS399
			BS400
			BS401
			BS402
			BS403

APPENDIX II
ASSEMBLY LANGUAGE CODES FOR THE
990/100M CONTROL OF THE TEST SYSTEM

0110	1010	1011	111000	START ADDRESS OF CODE TO RUN AT 0100
0115	2000	1010	2000	DATA WORD 18302
0120	2000	1010	2000	DATA WORD 18302
0130	2000	1010	2000	DATA WORD 18302
0140	2000	1010	2000	DATA WORKSPACE
0150	2000	1010	2000	DATA WORKSPACE
0160	0400	2010	000000	MACHINE CODE FOR 80
0170	0010	1010	0010	INTERRUPT 5 VECTOR
0180	0010	1010	0010	INTERRUPT 4 VECTOR
0190	2000	1010	2000	DATA VECTOR
01A0	0004	0110	0000	NUMBER OF BYTES PER ERROR
01B0	0004	0110	100	NUMBER OF ERRORS ALLOWED IN ITBS
01C0	4000	01	4000	ACII 01
01D0	5000	01	5000	ACII 02
01E0	1000	0110	1000	ACII 03
01F0	0100	0101	0100	CONTROL BASE ADDRESS
0200	0100	0101	100	INPUT BASE ADDRESS
0210	0100	0101	100	INTERRUPT BASE ADDRESS
0220	0030	0101	030	SERIAL BASE ADDRESS
0231	0000	20	0000	0
0232	0001	21	0000	1
0233	0002	22	0000	2
0234	0003	23	0000	3
0235	0004	24	0000	4
0236	0005	25	0000	5
0237	0006	26	0000	6
0238	0007	27	0000	7
0239	0008	28	0000	8
023A	0009	29	0000	9
023B	000A	210	0000	10
023C	000B	211	0000	11
023D	000C	212	0000	12
023E	000D	213	0000	13
023F	000E	214	0000	14
0240	000F	215	0000	15
0241			5 010	BIT 14
0242			5 010	BIT 11
0250	0000	0000		

0230 0000	•		
0240 0000	•		
0250 E000		ADRG >E000	<<<< SETUP SEGMENT >>>>
0260 E000	•		
0270 E000 0300	SETP	LIMI 0	TURN OFF ALL INTERRUPTS
E002 0000			
0280 E004 02E0		LMPI STWP	SETUP THE WORKSPACE
E005 FF48			
0290 E003 0205		LI R5,SYNC	SYNC ENTRY POINT
E100			
0300 E003 0206		LI R6,SYMP	ADDRESS OF SYNC WORKSPACE
E002 FF28			
0310 E010 0207		LI R7,VECT	SYNC VECTOR (NP,PC)
E012 FF24			
0320 E014 0226		MOV R6,•R7+	SYNC WORKSPACE INTO SYNC VECTOR
0330 E015 0505		MOV R5,•R7	SYNC ENTRY POINT INTO SYNC VECTOR
0340 E013 0201		LI R1,BRA	MACHINE CODE FOR B6>
E014 0460			
0350 E016 0202		LI R2,E20	ESCAPE ENTRY POINT
E200			
0360 E020 0203		LI R3,E2R	ERROR ENTRY POINT
E202 E200			
0370 E024 0120		MOV DIINT5,R4	INTERRUPT 5 VECTOR PC INTO R4
E025 0016			
0380 E028 0D01		MOV R1,•R4+	B6> INTO FIRST INSTRUCTION WORD
0390 E029 0502		MOV R3,•R4	ERR ENTRY INTO SECOND WORD
1400 E021 0120		MOV DIINT4,R4	INTERRUPT 4 VECTOR PC INTO R4
E022 0012			
0410 E030 0D01		MOV R1,•R4+	FIRST INSTRUCTION WORD
0420 E032 0502		MOV R2,•R4	E20 ENTRY INTO SECOND WORD
0430 E034 0546		DECT R6	
0440 E036 0546		DECT R6	R6 NOW HAS PROPER OVERRUN ADDRESS

0450	E033	PFR0	TOP	OUT	PORLF	
	E03A	E350				
0460	E03C	2FA0		OUT	PFR	OUTPUT INITIAL QUERRY
	E03E	E354				
0470	E040	2EC0		ECHO	R0	GET RESPONSE WITH ECHO
0480	E042	PFR0		OUT	PORLF	
	E044	E350				
0490	E046	0330		CI	R0,F	IS ANSWER AN F?
	E048	4600				
0500	E04A	1304		JEO	FRES	YES. THEN JUMP TO FRES
0510	E04C	0230		CI	R0,R	IS ANSWER AN R?
	E04E	5200				
0520	E050	1314		JEO	REST	YES. THEN JUMP TO REST
0530	E052	10F2		JMP	TOP	IF NEITHER, THEN MISTAKE. TRY AGAIN
0540	E054	0203	FRES	LI	R8,ERWP	ERROR WORKSPACE POINTER INTO R8
	E056	FF68				
0550	E058	0606		MOV	R6,♦R8	OVERRUN ADDRESS INTO R6 OF ERR
0560	E05A	0201		LI	R1,BYT	NUMBER OF STORE BYTES PER ERROR
	E05C	0004				
0570	E05E	0801		MOV	R1,94(8)	PUT INTO R2 OF ERR
	E05E	0004				
0580	E062	0531		INC	R1	ROUND UP BYTES TO WORDS
0590	E064	0811		SLA	R1,1	
0600	E066	0811		SLA	R1,1	
0610	E068	0202		LI	R2,NUM	NUMBER OF ERRORS ALLOWED IN STACK
	E06A	0008				
0620	E06C	3381		MPY	R1,R2	NUMBER OF BYTES ALLOWED IN STACK 1
0630	E06E	0036		MOV	R6,R2	OVERRUN ADDRESS INTO R2
0640	E070	6033		S	R3,R2	START OF STACK INTO R2
0650	E072	0802		MOV	R2,92(8)	START OF STACK INTO R1 OF ERR
	E074	0002				
0660	E076	0802		MOV	R2,920(8)	START OF STACK INTO R10 OF ERR
0670	E078	0420	PEST	BLWP	WVECT	SYNCHRONIZE MICRO3
	E07C	FF24				
0680	E07E	0230		CI	R0,F	IS THIS A FRECHSTART?
	E080	4600				
0690	E082	1602		JME	PSU	NO. THEN RETURN AS FROM ESC
0700	E084	0460		B	CODE	FREST START. SO GO TO CODE
	E086	E800				
0710	E088	0220	PSU	LWPI	ECWP	ESC WORKSPACE
	E08A	FF3C				
0720	E08C	0330		RTWP		
0730	E08E	♦				

0740 E03E	•		
0750 E03E	•		
0760 E100		ADRS 1E100	LOCK CYCLO SEGMENT
0770 E100	•		
0780 E100 0200	SWTC	LI R12,CONT	BASE ADDRESS FOR CONTROL
E102 0120			
0790 E104 1E00	DBZ 0		TRIGGER THE RESET
0800 E105 10FF	WAIT		WAIT HERE FOR THE RESET
0810 E108 02E0	REEN	LDPI SWTP	RELOAD WORKSPACE POINTER UPON REEN
E108 FF23			
0820 E10C 0200	LI	R12,DER	BASE ADDRESS FOR R12 OUTPUT
E10E 0030			
0830 E110 1012	DBZ 10		ENABLE RECEIVER INTERRUPT
0840 E112 0200	LI	R12,CONT	BASE ADDRESS FOR CONTROL
E114 0120			
0850 E116 1003	DBZ 3		QUIESCENT CLK
0860 E118 1002	DBZ 2		QUIESCENT SET
0870 E11A 1E04	DBZ 4		RESET SYSTEM
0880 E11C 1004	DBZ 4		
0890 E11E 1E01	DBZ 1		TURN ON SYSTEM
0900 E120 0200	LI	R12,INRR	INTERRUPT BASE ADDRESS
E122 0100			
0910 E124 1004	DBZ 4		ENABLE ESC AT 9901
0920 E126 1005	DBZ 5		ENABLE ERR AT 9901
0930 E128 0380	PTWP		
0940 E12A	•		
0950 E12A	•		
0960 E12A	•		
0970 E200		ADRS 1E200	LOCK ESCAPE SEGMENT
0980 E200	•		
0990 E200 0300	EIC	LIMI 0	TURN OFF ALL INTERRUPTS
E202 0000			
1000 E204 0200	LI	R12,CONT	BASE ADDRESS FOR CONTROL
E206 0120			
1010 E208 1001	DBZ 1		TURN OFF SYSTEM
1020 E20A 0400	CLR 20		PREPARE R0
1030 E20C 0200	LI	R12,DER	SERIAL BASE ADDRESS
E20E 0030			
1040 E210 3600	STCR R0,8		SET INTERRUPT CHARACTER
1050 E212 1012	DBZ 18		CLEAR INTERRUPT
1050 E214 0230	SI R0,6000		IS IT AN ESC?
E216 1200			
1070 E218 1201	JED MON		YES, THEN JUMP TO MON
1080 E21A 0330	PTWP		NO, THEN RETURN
1090 E21C 0580	MON	BL 0-30	GO TO MONITOR
E21E 0430			
1130 E220	•		

1110 E220	►			
1120 E220	►			
1130 E250		ADRS6 → E250		CODE ERROR SEGMENT ↗
1140 E250	►			
1150 E250 0200 EPR		LI R12+CONT		CONTROL BASE ADDRESS
E252 0120				
1170 E254 1201		SP0 1		TURN OFF SYSTEM
1180 E256 0022		MOV R2+R3		MAX BYTE COUNT INTO R3
1190 E258 0248		MOV R14+R1+		STORE PC AT ERROR ON STACK
1200 E258 0648		DEC R3		DECREMENT THE BYTE COUNT
1210 E250 1202		DB2 2		SETUP THE READ
1220 E252 1D02		DB0 2		
1230 E250 0200 READ		LI R12+INPT		INPUT BASE ADDRESS
E252 0130				
1240 E264 3611		STOR *R1+3		READ ONE BYTE ONTO STACK
1250 E266 0531		INC R1		INCREMENT ERROR STACK POINTER
1260 E268 0503		DEC R3		DECREMENT BYTE COUNT
1270 E264 1205		JEP DONE		GO TO DONE IF FINISHED
1280 E250 0200		LI R12+CONT		CONTROL BASE ADDRESS
E252 0120				
1290 E270 1203		DB2 3		MOVE TO NEXT BYTE
1300 E272 1203		DB0 3		
1310 E274 1075		JMP READ		GO GET NEXT BYTE
1320 E276 0531 DONE		INC R1		ROUND UP ERROR STACK POINTER
1330 E278 0811		CPA R1+1		
1340 E278 0811		CLA R1+1		
1350 E270 0022		MOV R2,R3		BYTE COUNT
1360 E272 0533		INC R3		ROUND IT UP
1370 E270 0810		CPA R3+1		
1380 E272 0418		CLA R3+1		
1390 E284 8001		R R1,R3		WILL WE OVERRUN ON NEXT ERROR?
1400 E226 8003		C R3,R0		
1410 E228 1B03		JH OVER		IF YES JUMP TO OVER
1420 E228 0420		BUMP PSECT		SYNCHRONIZE MICROS
E220 FF24				
1430 E228 0380		RTUP		CONTINUE WHERE WE LEFT OFF
1440 E220 2FA0 OVER		OUT \$H0D0		OUTPUT OVERRUN MESSAGE
E222 E278				
1450 E224 0204		LI R4+ECWP		ESCAPE WORKSPACE POINTER TO R4
E226 FF80				
1460 E228 0900		MOV R13+R26(4)		SETUP PSEUDO ESC RETURN
E224 0014				
1470 E220 0908		MOV R14+R28(4)		
E226 0016				
1480 E220 090F		MOV R15+R30(4)		
E222 0018				
1490 E224 004A		MOV R10+R1		RESTORE START OF STACK TO R1
1500 E226 0580		BL R+R0		BRANCH TO MONITOR
E228 0030				
1510 E22A	►			

1520 E284 •
1530 E284 •
1540 E350 • ADIG >E350 <<< MESSAGE LIST >>>
1550 E230 •
15 0 E350 0004 CRLF DATA >000A+0
E352 0000
1570 E354 4552 FR TEXT 'REFRESH START OR RESTART? (F OR R)'
E356 4553
E358 4320
E360 5354
E360 4152
E362 5420
E360 4752
E362 2052
E364 4553
E366 5441
E368 5254
E368 3820
E360 3846
E362 2048
E370 5220
E372 5229
1580 E374 0003 DATA >000A+0
E376 0000
1590 E378 4E4F N0M0 TEXT 'NO MORE ROOM IN ERROR STACK.'
E37A 2040
E37C 4F53
E37E 4520
E380 524F
E382 4F4D
E384 2049
E386 4E20
E388 4552
E38A 524F
E390 5220
E392 5354
E390 4143
E392 482E
1600 E394 000A DATA >000A+0
E396 0000
2000 END

MISSION
of
Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C³I) activities. Technical and engineering support within areas of technical competence is provided to ESD Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.